



INSTITUT
Mines-Télécom

Hardware-assisted memory tracing on new SoCs embedding FPGA fabrics



Letitia Li, Guillaume Duc, Renaud Pacalet





Memory Tracing


- **Analysis and categorization of malware**
- **Debugging**
- **Hardware support for improved performance**




SecBus Project

- **How to secure System-on-chip?**
- **Attacker can access memory bus to external memory**
- **Platform for demonstration and validation**

Xilinx Zynq-based Zedboard by Avnet



ZedBoard




ZedBoard




Zynq core

Processing System (PS)



[0-1GB]



Programmable Logic (PL)



HP ([0-1GB])

GP0 ([1-2GB])

GP1 ([2-3GB])



AXI Protocol




V1.0077

AXI_HP

GP1

GP0





Implementation



Linux in Alternate Address Space

Software Configuration

RAMdisk Image

Device Tree


Linux Kernel



→ Alternate Address Space

Entry Point


Linux, usable-
memory



- Caching

Entry Point
INSTR_CACHE_DISABLE
DATA_CACHE_DISABLE
Flush cache

Linux, usable-
memory
- L2 cache




FDT_HIGH
Load Addresses




Experiments


SSH


Name	Value
top_i/axi_mem_intercon_M00_AXI_RID[5:0]	19
top_i/axi_mem_intercon_M00_AXI_RDATA[31:0]	656c6574
top_i/axi_mem_intercon_M00_AXI_RVALID	1
top_i/axi_mem_intercon_M00_AXI_RREADY	1
top_i/axi_mem_intercon_M00_AXI_RLAST	0





74: t
65: e
6C: l
65: e
63: c
6F: o
6D: m

















Login

- **BusyBox**
- **Implementation**
 - **String Compare**
 - **Result in r4**
 - **mov r0, r4 ← mov r0, #1**











Performance

- **Dhrystone**
 - Integer benchmark
- **RAMspeed**
 - Read/Write blocks

Dhrystone




RAMSpeed





Memory Access Monitor 2.0

- **Cache-Enabled**
- **More Channels**
- **Precise Capture**
- **Multiple Injection Patterns**



SSH v2.0

State	Pattern	Mask	Action	Config	Next State
0	Address	0xFFFF	None	RADDR	1
1	Instr 1	0xFFFFFFFF	None	RDATA	2
2	Instr 2	0xFFFFFFFF	None	RDATA	3
3	0x0	0xFFFFFFFF	Capture	RDATA	0


AXI_HP

GP1

GP0

Pattern	Mask	Action	Config	Next State
0xAAAA	0xFFFF	None	RADDR	1

FIFO
AR
AW
RD
WD




AXI_HP

GP1

GP0

Pattern	Mask	Action	Config	Next State
Instr 1	0xffffffff	None	RDATA	2

FIFO
AR
AW
RD
WD




AXI_HP

GP1

GP0

Pattern	Mask	Action	Config	Next State
Instr 2	0xffffffff	None	RDATA	3

FIFO
AR
AW
RD
WD




AXI_HP

GP1

GP0

Pattern	Mask	Action	Config	Next State
0x0	0xffffffff	Capture	RDATA	0

FIFO
AR
AW
RD
WD




AXI_HP

GP1

GP0

Pattern	Mask	Action	Config	Next State
0x0	0xffffffff	Capture	RDATA	0

FIFO
AR
AW
RD
WD




AXI_HP

GP1

GP0

Pattern	Mask	Action	Config	Next State
0xAAAA	0xFFFF	None	RADDR	1

FIFO
AR
AW
RD
WD





Conclusion

- **Memory tracer in FPGA**
- **All memory accesses visible**
- **Vulnerability of unsecured bus**



Download our work!

<https://secbus.telecom-paristech.fr/wiki/AxiBridge>

Questions?