

TELECOM
ParisTech



INSTITUT
Mines-Télécom

Hardware-assisted memory tracing on new SoCs embedding FPGA fabrics

université
PARIS-SACLAY

Letitia Li, Guillaume Duc, Renaud Pacalet

Memory Tracing


- Analysis and categorization of malware
- Debugging
- Hardware support for improved performance




SecBus Project

- How to secure System-on-chip?
- Attacker can access memory bus to external memory
- Platform for demonstration and validation


Xilinx Zynq-based Zedboard by Avnet




ZedBoard



ZedBoard



AXI Protocol




http://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/v13_4/ug761_axi_reference_guide.pdf

AXI_HP

GP1

GP0






Implementation

Linux in Alternate Address Space


Software Configuration



→ Alternate Address Space

Entry Point

Linux, usable-memory




FDT_HIGH
Load Addresses



- Caching


Entry Point

`INSTR_CACHE_DISABLE`
`DATA_CACHE_DISABLE`
Flush cache



`FDT_HIGH`
Load Addresses





Experiments

SSH

Name	Value	65	66	67	68	69
top_i/axi_mem_intercon_M00_AXI_RID[5:0]	19	18	19			
top_i/axi_mem_intercon_M00_AXI_RDATA[31:0]	656c6574	e3a07000	656c6574	006d6f63	e1a01006	e1a02005
top_i/axi_mem_intercon_M00_AXI_RVALID	1					
top_i/axi_mem_intercon_M00_AXI_RREADY	1					
top_i/axi_mem_intercon_M00_AXI_RLAST	0					

74: t

65: e


6C: l


65: e

63: c

6F: o

6D: m








AXI_HP

GP1

GP0






AXI_HP

GP1

GP0







AXI_HP

GP1

GP0





Login

■ BusyBox

■ Implementation


- String Compare
- Result in r4
- **mov r0, r4 ← mov r0, #1**



AXI_HP

GP1

GP0






AXI_HP

GP1

GP0






AXI_HP

GP1

GP0




Performance


- **Dhrystone**
 - Integer benchmark
- **RAMspeed**
 - Read/Write blocks



Dhystone



RAMSpeed




Memory Access Monitor 2.0

- Cache-Enabled
- More Channels
- Precise Capture
- Multiple Injection Patterns

AXI_HP

GP1

GP0





SSH v2.0


State	Pattern	Mask	Action	Config	Next State
0	Address	0xFFFF	None	RADDR	1
1	Instr 1	0xFFFFFFFF	None	RDATA	2
2	Instr 2	0xFFFFFFFF	None	RDATA	3
3	0x0	0xFFFFFFFF	Capture	RDATA	0



AXI_HP

GP1

GP0






AXI_HP

GP1

GP0






AXI_HP

GP1


GP0



AXI_HP

GP1


GP0



AXI_HP

GP1

GP0






AXI_HP

GP1

GP0



Conclusion

- **Memory tracer in FPGA**
- **All memory accesses visible**
- **Vulnerability of unsecured bus**



Download our work!

<https://secbus.telecom-paristech.fr/wiki/AxiBridge>

Questions?